## **CLAIMS**

Please cancel claims 20-38 without prejudice or disclaimer, and please add new claims as shown in the following claim listing.

Claims 1-38 (Canceled).

39. (New) An apparatus comprising:

a processor to store predicate values in a first register file including a first plurality of predicate registers,

the processor to write predicate values to a second register file including a second plurality of predicate registers in response to a first instruction,

the processor to access the first register file in response to a second instruction pending with the first instruction and having a data dependency with the first instruction.

- 40. (New) The apparatus of claim 39, wherein the processor is to maintain a select register to identify a selected register file.
- 41. (New) The apparatus of claim 39, wherein the processor is to allocate the second register file in response to the first instruction.
- 42. (New) The apparatus of claim 41, wherein the processor is to maintain a free file list to identify a register file to be allocated.
- 43. (New) The apparatus of claim 39, wherein the processor is to deallocate the first register file.
- 44. (New) The apparatus of claim 39, wherein the processor is to copy predicate values from the first register file to the second register file.

Page 3 of 8

11-25-05; 5:59PM;Intel ;5127323912 # 8/ 13

45. (New) The apparatus of claim 39, wherein the processor is to maintain a scoreboard to identify any predicate values in the first register file to be written by a pending instruction.

- 46. (New) The apparatus of claim 39, wherein the processor is to stall a third instruction with which a pending instruction to write a predicate value to the first register file has a data dependency.
- 47. (New) The apparatus of claim 39, wherein the processor is to write to the second register file in response to the first register file having a predicate value to be written by a pending instruction.
- 48. (New) A method comprising:

storing predicate values in a first register file including a first plurality of predicate registers;

writing predicate values to a second register file including a second plurality of predicate registers in response to a first instruction; and

accessing the first register file in response to a second instruction pending with the first instruction and having a data dependency with the first instruction.

- 49. (New) The method of claim 48, comprising allocating the second register file in response to the first instruction.
- 50. (New) The method of claim 48, comprising deallocating the first register file.
- 51. (New) The method of claim 48, comprising copying predicate values from the first register file to the second register file.

11-25-05; 5:59PM:Intel ;5127323912 # 9/ 13

52. (New) The method of claim 48, wherein writing to a second register file comprises writing to the second register file in response to the first register file having a predicate value to be written by a pending instruction.

53. (New) A computer readable medium having code to cause a processor to: store predicate values in a first register file including a first plurality of predicate registers;

write predicate values to a second register file including a second plurality of predicate registers in response to a first instruction; and

access the first register file in response to a second instruction pending with the first instruction and having a data dependency with the first instruction.

- 54. (New) The medium of claim 53, wherein the medium has code to cause the processor to copy predicate values from the first register file to the second register file.
- 55. (New) The medium of claim 53, wherein the medium has code to cause the processor to write to the second register file in response to the first register file having a predicate value to be written by a pending instruction.
- 56. (New) A system comprising:

a processor to store predicate values in a first register file including a first plurality of predicate registers, the processor to write predicate values to a second register file including a second plurality of predicate registers in response to a first instruction, the processor to access the first register file in response to a second instruction pending with the first instruction and having a data dependency with the first instruction; and

a disk drive coupled to the processor.

57. (New) The system of claim 56, wherein the processor is to copy predicate values from the first register file to the second register file.

Page 5 of 8

58. (New) The system of claim 56, wherein the processor is to write to the second register file in response to the first register file having a predicate value to be written by a pending instruction.